

Sheet 1 of 19

FIG.1



Oblon, Spivak, et al. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al. Sheet 2 of 19



### FIG.3

```
//configuration data
CHIP_NAME="SimpleChip1"://CHIP NAME FREQUENCY=200: //FREQUENCY
                            //FREQUENCY UNIT.MHz,
//PROCESSOR1
P_MODULE[Processor1](
         P_ENGINE(
               //SPECIFICATION OF PROCESSOR CORE
               CORE{
                      ID=0; //CORE ID
                      //OPTION COMMAND
                      DIV=ON; //DIVIDING COMMAND
                      MINMAX=ON; //MAXIMUM / MINIMUM VALUE COMMAND
BIT=ON; //BIT OPERATION COMMAND
               MEM{
                      SIZE=4;
                                   //KB
               DMEM{
                      SIZE=2:
                                   //KB
               BIU{ //BUS INTERFACE COMMAND BUS_SIZE=64;
               INTC: //INTERRUPT CONTROLLER
                      CHANNEL_BITW=16; //NOT DEFINED LEVEL=15; //NOT DEFINED
               DSU{ //DEBUG UNIT
                       INST_ADDR_BREAK_CHANNEL=1;
                       DATA_ADDR_BREAK_CHANNEL=1;
               };
          };
 //PROCESSOR2
 P_MODULE[Processor2](
P_ENGINE(
                       ID=1; //CORE ID
                       //OPTION COMMAND
                       DIV=ON; //DIVIDING COMMAND
MINMAX=OFF; //MAXIMUM / MINIMUM VALUE COMMAND
BIT=OFF; //BIT OPERATION COMMAND
                IMEM ( //COMMAND RAM
                       SIZE=8;
                                   //KB
                DMEM{ //DATA RAM
                        SIZE=20;
                ICACHA{ //COMMAND CACHE
                       SIZE=4;
                                    //KB
                DCACHE //DATA CACHE
                        SIZE=8;
                };
           i/COPROCESSOR
           COPRO[Cop1]{
IS_VLIW=YES;//VLIW TYPE COPROCESSOR
                VLIW_BTW=32;//COMMAND LENGTH 32 BITS
ISA_DEFINE="cop1.isa";//ISA_DEFINITION, ANOTHER_FILE
                RTL ="cop1.v"
                                        //RTL DESCRIPTION, ANOTHER FILE
  //USER DEFINITION
   UCI{
           ISA_DEFINE="uxi1.uci"; //ISA DEFINITION, ANOTHER FILE RTL="uci1.v"; //RTL DESCRIPTION, ANOTHER FILE SIM="ucimode1.c"; //HARDWARE C MODEL, ANOTHE
                                     //HARDWARE C MODEL, ANOTHER FILE
   //GLOBAL MAP
   GLOBAL_MAP=:schip1.map; //SPECIFY ANOTHER FILE
   //end of file
```

Sheet 4 of 19

#### FIG.4A


```
//start : size : name : cache(opt) : shadow_original_start(opt) : scope : type : read_write(opt) 0X0000_0000 : 0X0020_0000 : RAM1 : :: global : memory : ro; 0X0080_0000 : 0X0080_0000 : RAM2 : Cache :: global : memory : rw; 0X8080_0000 : 0X0080_0000 : RAM3 : :: global : memory : rw;
```

### FIG.4B

```
:0X00000000 : 0X00200000 :
                                            :global : ro::
:RAM1
                                                          memory:
          :0X00200000 : 0X00002000 :
                                           : local : rw::
                                                            Imem:
:Imem0
                                                                      in mm
:Imem1
          :0X00202000 : 0X00002000 :
                                            : local : rw::
                                                            Imem:
                                                                      in mm
:dmem0
          :0X00208000 : 0X00004000 :
                                            : local : rw::
                                                            dmem:
                                                                      in mm
          :0X0020c000 : 0X00004000 :
                                            : local : rw::
                                                            dmem:
                                                                      in mm
:dmem1
                                            : local : rw:: icache_data:
:icahe_dat :0X00300000 : 0X00004000 :
                                                                      in mm
:icache_tag:0X00310000 : 0X00004000 :
                                            : local : rw:: Icache_tag:
                                                                      in mm
          :0X00800000 : 0X00800000 : cache :global : rw::
:RAM2
                                                          memory:
          :0X00808000 : 0X00800000 :
                                            :global: rw::
:RAM3
                                                          memory:
```


### FIG.4C

```
DECLARING COMMAND MNEMONIC,OPERATION CODE, AUGMENT
void xor(int_reg_modify,int_reg_arc);
{
          code16="0000_0010_0000";
}
short xori(int_reg_src,signed char_imm);
{
          code16="0000_0011_iiii_iiii";
}
```




Opion, Spivak, e. al. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al.

Sheet 6 of 19




Oolon, Spivak, e. d.. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al.

Sheet 7 of 19



Sheet 8 of 19



Sheet 9 of 19

### FIG.9A

- -opt\_minmax=ON
- -opt\_div=ON
- -opt\_bit=OFF
- -imem=0x00200000,0x00300800
- -dmem=0x00300000,0x00400000
- -icache=0x00400000,0x007f0000
- -dcache=0x007f0000,0x00800000
- -ram=0x00800000,0x01000000
- -ram-shadow=0x80800000,0x81000000

# FIG.9B

- -imem=0x00200000,0x00300800
- -dmem = 0x00300000,0x00400000
- -icache=0x00400000,0x007f0000
- -dcache=0x007f0000,0x00800000
- -ram=0x00800000,0x01000000
- -ram-shadow=0x80800000,0x81000000


### FIG.9C

#### // OPTION COMMAND

void\_asm min(int\_reg\_modify,int\_reg\_src);
void\_asm max(int\_reg\_modify,int\_reg\_src);
// USER DEFINED COMMAND
void\_asm xor(int\_reg\_modify,int\_reg\_src);
short\_asm xori(int\_reg\_src,signed char\_imm);

Oolon, Spivak, e. a.. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al.

Sheet 10 of 19



Oolon, Spivax, C. a.. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al.

Sheet 11 of 19

### FIG.11A

-opt\_minmax=ON

-opt\_div=ON

-opt\_bit=OFF

### FIG.11B

VOD D.: D.: (/D.: 22 H 1 1) /D.: 22 H 1 (N)

XOR Rn, Rm  $\{(Rn,32,U,1,1),(Rm,32,U,1,0)\}$ 

XOR1 Rn, Rm, Imm8 {(Rn,32,U,1,1),(Rm,32,U,1,0), (Imm8,U,1,0)}

#XOR FORMAT WHEN PORTIONS OF Rn and Rm ARE ASSEMBLERS #FOLLOWING OPERAND DEFINITION

#Rn OPERAND DISP AT(Rn,32,U,1,1). 32 IS THE NUMBER OF BITS #U SHOWS WHETHER A CODE IS PRESENT OR ABSENT (U IS UNSIGNED). #THE NEXT 1 INDICATES THAT Rn IS A SOURCE OPERAND. THE LAST 1 #INDICATES THAT Rn IS A DESTINATION OPERAND

Sheet 12 of 19

# FIG.12A

```
int x=0;

main() {

    int i,j;
    for(i=0;i<10;i**)
        for(j=0;j<5;j**)
        x*=i*j;
    printf("result=%d\for", x);
    }
}</pre>
```

# FIG.12B

```
int x=0;

main() {

    int i,j;
    for(i=0;i<10;i**){
    _START(1)
        for(j=0;j<5;j**)
        x*=i*j;
    _END(1)

    }
    printf("result=%d\formalfon{\formalfont{\formalfonty}{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\formalfont{\form
```

Oblon, Spivak, et al. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al. Sheet 13 of 19

FIG.13A

NUMBER	START ADDRESS	END ADDRESS	NUMBER OF COMMANDS
1	0x8001e	0x80038	370

# FIG.13B

NUMBER	START ADDRESS	END ADDRESS	NUMBER OF CYCLES
1	0x8001e	0x80038	500


# FIG.13C

CACHE SIZE	CACHE ERROR RATE	
1Kbytes	0.191	
2Kbytes	0.148	
4Kbytes	0.109	
8Kbytes	0.087	
16Kbytes	0.066	

Oblon, Spivak, et al. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al.

Sheet 14 of 19

**FIG.14** 



Ooion, Spivak, et al. Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al.

Sheet 15 of 19

#### FIG.15A

```
move R5, 0x00080000
    move R6, 0x00090000
    move R7, 0x00080100
loop:
                      (R5)
    ld
                R1,
                     4(R5)
    ld
                R2,
                               // TO SUBROUTINE
    call
               Culc
               R1,
                      (R6)
    st
                R6,
                        4
    add
                        8
                R5,
    add
                           R7, loop //if R5!=R7 then jump roop
                   R5.
    not_equal
```

#### FIG.15B

```
Move R1, 0x00080000  //SUBSTITUTE START ADDRESS INTO R1

Move R2, 0x00080100  //SUBSTITUTE START ADDRESS INTO R2

Move R3, 0x00090000  //SUBSTITUTE COMPUTATION RESULT STRAGE START LOCATION INTO R3

Move R4, 0x00000001  //SUBSTITUTE DSP START VALUE INTO R4

St_cntibus R1, (cntibus_addr1)  //SPECIFY READ START LOCATION

St_cntibus R2, (cntibus_addr2)  //SPECIFY READ END LOCATION

St_cntibus R3, (cntibus_addr3)  //SPECIFY START LOCATION OF REWRITING COMPUTATION RESULT

St_cntibus R4, (cntibus_addr4)  //START DSP PROCESSING

(COREPROCESSOR CONTINUES OTHER PROCESSING, WAIT FOR THE END OF DSP,AND CONTINUES PROCESSING)
```

### FIG.15C

Sheet 16 of 19

### **FIG.16**

```
Bool DSP_HWEngine ::read_cntibus(address adr, unsigned loog* data)
      * date=contibus[adr];
      return true;
bool DSP_HWEngine ::write_cntibus(address adr, unsigned loog data)
      if(adr==cntibus_addr4)//VALUE IS WRITTEN IN DSP CONTROL REGISTER
            PROCESSING IS PERFORMED FOR WRITEN VALUE
            return true;
   contibus[adr]=data
   return true;
bool DSP_HWEngine:: do_command(unsigned long s1, unsigned long s2, unsigned long operand,
unsigned long* ret)
if(operand & 0x0000ff00) = 0x60)
  PROCESSING OF COMMAND CODE 0x60 IS WRITTEN, COMMAND SOURCE IS
  DO_COMMAND FUNCTION AUGMENT, A1 AND A2, DESTINATION IS "RET"
  THE COMPUTATION RESULT IS PLACED IN "RET", AND IS RETURNED
   *RET=RESULT
  return true;
WHEN A USER DEFINED COMMAND IS PRESENT, "IF" ARE ARRANGED IN PLURALITY
Else if()
```

Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al. Sheet 17 of 19

### FIG.17A

```
Class CORE
{
public:
void one_step_execute();
};
```

### **FIG.17B**

```
Core1_config_set()

{

    //CORE1 OBJECT GENERATION

    //CORE1 OPTION COMMAND SETTING

    //SETTING OF HARDWARE ENGINE AND THE LIKE

    //OTHER SETTINGS(CACHE OR COPROCESSOR)

}

Core2_config_set()

{

    //CORE2 OBJECT GENERATION

    //CORE2 OPTION COMMAND SETTING

    //SETTING OF HARDWARE ENGINE AND THE LIKE

    //OTHER SETTINGS(CACHE OR COPROCESSOR)

}

Core3_config_set()

{

    //CORE3 OBJECT GENERATION

    //CORE3 OPTION COMMAND SETTING

    //SETTING OF HARDWARE ENGINE AND THE LIKE

    //OTHER SETTINGS(CACHE OR COPROCESSOR)

}
```

Sheet 18 of 19

# FIG.18A

```
Module_set()
{
    //CALL SET FUNCTION OF EACH CORE AND GENERATE AND SET OBJECT
    Core1_config_set();
    Core2_config_set();
    Core3_config_set();
}
```

# FIG.18B

```
One_set()
{
    Core1>one_step_execute();
    Core2>one_step_execute();
    Core3>one_step_execute();
}
```

Docket No: 240541US2DIV Inv: Nobuo MATSUI, et al. Sheet 19 of 19

